riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge pull request #3986 from povik/sim-ui-fixes 

Slightly improve `sim` UI
This commit is contained in:
Claire Xen 2023-10-16 16:54:05 +02:00 committed by GitHub
parent a2f59cf911 c3fd88624a
commit a4951a3a97
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 6 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
passes/sat/sim.cc
View File

@ -219,9 +219,13 @@ struct SimInstance
log_assert(module); log_assert(module);
if (module->get_blackbox_attribute(true)) if (module->get_blackbox_attribute(true))
log_error("Cannot simulate blackbox module %s (instanced at %s).\n", log_error("Cannot simulate blackbox module %s (instantiated at %s).\n",
log_id(module->name), hiername().c_str()); log_id(module->name), hiername().c_str());
if (module->has_processes())
log_error("Found processes in simulation hierarchy (in module %s at %s). Run 'proc' first.\n",
log_id(module), hiername().c_str());
if (parent) { if (parent) {
log_assert(parent->children.count(instance) == 0); log_assert(parent->children.count(instance) == 0);
parent->children[instance] = this; parent->children[instance] = this;
@ -579,7 +583,7 @@ struct SimInstance
Const data = Const(State::Sx, mem.width << port.wide_log2); Const data = Const(State::Sx, mem.width << port.wide_log2);
if (port.clk_enable) if (port.clk_enable)
log_error("Memory %s.%s has clocked read ports. Run 'memory' with -nordff.\n", log_id(module), log_id(mem.memid)); log_error("Memory %s.%s has clocked read ports. Run 'memory_nordff' to transform the circuit to remove those.\n", log_id(module), log_id(mem.memid));
if (addr.is_fully_def()) { if (addr.is_fully_def()) {
int addr_int = addr.as_int(); int addr_int = addr.as_int();