riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fix muxAB logic

This commit is contained in:
Eddie Hung 2019-07-23 14:52:14 -07:00
parent 0dd2a125f6
commit a37574ccbf
1 changed files with 2 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
passes/pmgen/ice40_dsp.pmg
View File

@ -187,10 +187,9 @@ code clock clock_pol sigO sigCD sigCD_signed
// Loading value into output register is not
// supported unless using accumulator
if (muxAB && sigCD != sigO) {
if (muxAB != addAB)
if (muxAB) {
if (sigCD != sigO)
reject;
if (muxA)
sigCD = port(muxAB, \B);
else if (muxB)