riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

remove unnecessary blank line

This commit is contained in:
Jeff Wang 2020-02-17 04:40:02 -05:00 committed by Jeff Wang
parent d12ba42a74
commit a31ba8e5d5
1 changed files with 1 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
frontends/ast/simplify.cc
View File

@ -2637,10 +2637,9 @@ skip_dynamic_range_lvalue_expansion:;
wire->is_output = false; wire->is_output = false;
wire->is_reg = true; wire->is_reg = true;
wire->attributes["\\nosync"] = AstNode::mkconst_int(1, false); wire->attributes["\\nosync"] = AstNode::mkconst_int(1, false);
if (child->type == AST_ENUM_ITEM){ if (child->type == AST_ENUM_ITEM)
wire->attributes["\\enum_base_type"] = child->attributes["\\enum_base_type"]; wire->attributes["\\enum_base_type"] = child->attributes["\\enum_base_type"];
}
wire_cache[child->str] = wire; wire_cache[child->str] = wire;
current_ast_mod->children.push_back(wire); current_ast_mod->children.push_back(wire);