mirror of https://github.com/YosysHQ/yosys.git
sv: Add tests for wildcard port connections
Signed-off-by: David Shah <dave@ds0.me>
This commit is contained in:
parent
5df591c023
commit
a210675d71
|
@ -0,0 +1,56 @@
|
|||
#!/bin/bash
|
||||
|
||||
trap 'echo "ERROR in sv_implicit_ports.sh" >&2; exit 1' ERR
|
||||
|
||||
# Simple case
|
||||
../../yosys -f "verilog -sv" -qp "prep -flatten -top top; select -assert-count 1 t:\$add" - <<EOT
|
||||
module add(input [7:0] a, input [7:0] b, output [7:0] q);
|
||||
assign q = a + b;
|
||||
endmodule
|
||||
|
||||
module top(input [7:0] a, output [7:0] q);
|
||||
wire [7:0] b = 8'd42;
|
||||
add add_i(.*);
|
||||
endmodule
|
||||
EOT
|
||||
|
||||
# Generate block
|
||||
../../yosys -f "verilog -sv" -qp "prep -flatten -top top; select -assert-count 1 t:\$add" - <<EOT
|
||||
module add(input [7:0] a, input [7:0] b, output [7:0] q);
|
||||
assign q = a + b;
|
||||
endmodule
|
||||
|
||||
module top(input [7:0] a, output [7:0] q);
|
||||
generate
|
||||
if (1) begin:ablock
|
||||
wire [7:0] b = 8'd42;
|
||||
add add_i(.*);
|
||||
end
|
||||
endgenerate
|
||||
endmodule
|
||||
EOT
|
||||
|
||||
# Missing wire
|
||||
((../../yosys -f "verilog -sv" -qp "hierarchy -top top" - || true) <<EOT
|
||||
module add(input [7:0] a, input [7:0] b, output [7:0] q);
|
||||
assign q = a + b;
|
||||
endmodule
|
||||
|
||||
module top(input [7:0] a, output [7:0] q);
|
||||
add add_i(.*);
|
||||
endmodule
|
||||
EOT
|
||||
) 2>&1 | grep -F "ERROR: No matching wire for implicit port connection \`b' of cell top.add_i (add)." > /dev/null
|
||||
|
||||
# Incorrectly sized wire
|
||||
((../../yosys -f "verilog -sv" -qp "hierarchy -top top" - || true) <<EOT
|
||||
module add(input [7:0] a, input [7:0] b, output [7:0] q);
|
||||
assign q = a + b;
|
||||
endmodule
|
||||
|
||||
module top(input [7:0] a, output [7:0] q);
|
||||
wire [6:0] b = 6'd42;
|
||||
add add_i(.*);
|
||||
endmodule
|
||||
EOT
|
||||
) 2>&1 | grep -F "ERROR: Width mismatch between wire (7 bits) and port (8 bits) for implicit port connection \`b' of cell top.add_i (add)." > /dev/null
|
Loading…
Reference in New Issue