riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

proc: Run opt_expr at the end

This commit is contained in:
Marcelina Kościelnicka 2021-07-27 15:43:36 +02:00
parent 436d42c00c
commit a0e912ba99
1 changed files with 11 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
passes/proc/proc.cc
View File

@ -45,6 +45,7 @@ struct ProcPass : public Pass {
log(" proc_dff\n");
log(" proc_memwr\n");
log(" proc_clean\n");
log(" opt_expr -keepdc\n");
log("\n");
log("This replaces the processes in the design with multiplexers,\n");
log("flip-flops and latches.\n");
@ -61,12 +62,16 @@ struct ProcPass : public Pass {
log(" This option is passed through to proc_mux. proc_rmdead is not\n");
log(" executed in -ifx mode.\n");
log("\n");
log(" -noopt\n");
log(" Will omit the opt_expr pass.\n");
log("\n");
}
void execute(std::vector<std::string> args, RTLIL::Design *design) override
{
std::string global_arst;
bool ifxmode = false;
bool nomux = false;
bool noopt = false;
log_header(design, "Executing PROC pass (convert processes to netlists).\n");
log_push();
@ -86,6 +91,10 @@ struct ProcPass : public Pass {
ifxmode = true;
continue;
}
if (args[argidx] == "-noopt") {
noopt = true;
continue;
}
break;
}
extra_args(args, argidx, design);
@ -105,6 +114,8 @@ struct ProcPass : public Pass {
Pass::call(design, "proc_dff");
Pass::call(design, "proc_memwr");
Pass::call(design, "proc_clean");
if (!noopt)
Pass::call(design, "opt_expr -keepdc");
log_pop();
}