riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

hotfix in "check" command

This commit is contained in:
Clifford Wolf 2015-02-13 14:40:49 +01:00
parent 04cb947d6a
commit a0a0594d1e
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
passes/cmds/check.cc
View File

@ -91,7 +91,8 @@ struct CheckPass : public Pass {
wire_drivers[sig[i]].push_back(stringf("module input %s[%d]", log_id(wire), i));
}
if (wire->port_output)
for (auto bit : sigmap(wire)) used_wires.insert(bit);
for (auto bit : sigmap(wire))
if (bit.wire) used_wires.insert(bit);
}
for (auto it : wire_drivers)