riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Remove a few log_{push,pop}()

This commit is contained in:
Eddie Hung 2020-01-02 16:14:04 -08:00
parent 4eaf415052
commit a050f9c808
2 changed files with 0 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
passes/techmap/abc9_map.cc
View File

@ -266,8 +266,6 @@ void abc9_module(RTLIL::Design *design, RTLIL::Module *module, std::string scrip
fprintf(f, "%s\n", abc9_script.c_str());
fclose(f);
log_push();
int count_outputs = design->scratchpad_get_int("write_xaiger.num_outputs");
log("Extracted %d AND gates and %d wires to a netlist network with %d inputs and %d outputs.\n",
design->scratchpad_get_int("write_xaiger.num_ands"),
@ -645,8 +643,6 @@ clone_lut:
//{
// log("Don't call ABC as there is nothing to map.\n");
//}
log_pop();
}
struct Abc9MapPass : public Pass {
@ -759,7 +755,6 @@ struct Abc9MapPass : public Pass {
void execute(std::vector<std::string> args, RTLIL::Design *design) YS_OVERRIDE
{
log_header(design, "Executing ABC9_MAP pass (technology mapping using ABC9).\n");
log_push();
#ifdef ABCEXTERNAL
std::string exe_file = ABCEXTERNAL;
@ -913,8 +908,6 @@ struct Abc9MapPass : public Pass {
delay_target, lutin_shared, fast_mode, all_cells, show_tempdir,
box_file, lut_file, wire_delay, nomfs, tempdir_name);
}
log_pop();
}
} Abc9MapPass;

1
passes/techmap/abc9_ops.cc
View File

@ -436,7 +436,6 @@ struct Abc9OpsPass : public Pass {
void execute(std::vector<std::string> args, RTLIL::Design *design) YS_OVERRIDE
{
log_header(design, "Executing ABC9_OPS pass (helper functions for ABC9).\n");
log_push();
bool break_scc_mode = false;
bool unbreak_scc_mode = false;