riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Changed LEVEL resets to be edge triggered anyway

This commit is contained in:
Andrew Zonenberg 2017-08-07 20:33:08 -07:00
parent b049ead042
commit 9f3dc59ffe
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
techlibs/greenpak4/cells_sim_digital.v
View File

@ -86,7 +86,7 @@ module GP_COUNT14(input CLK, input wire RST, output reg OUT);
end end
"LEVEL": begin "LEVEL": begin
always @(posedge CLK or RST) begin always @(posedge CLK or posedge RST) begin
count <= count - 1'd1; count <= count - 1'd1;
if(count == 0) if(count == 0)
count <= COUNT_TO; count <= COUNT_TO;
@ -204,7 +204,7 @@ module GP_COUNT14_ADV(input CLK, input RST, output reg OUT,
end end
"LEVEL": begin "LEVEL": begin
always @(posedge CLK or RST) begin always @(posedge CLK or posedge RST) begin
//Main counter //Main counter
if(KEEP) begin if(KEEP) begin
@ -339,7 +339,7 @@ module GP_COUNT8_ADV(input CLK, input RST, output reg OUT,
end end
"LEVEL": begin "LEVEL": begin
always @(posedge CLK or RST) begin always @(posedge CLK or posedge RST) begin
//Main counter //Main counter
if(KEEP) begin if(KEEP) begin
@ -439,7 +439,7 @@ module GP_COUNT8(
end end
"LEVEL": begin "LEVEL": begin
always @(posedge CLK or RST) begin always @(posedge CLK or posedge RST) begin
count <= count - 1'd1; count <= count - 1'd1;
if(count == 0) if(count == 0)
count <= COUNT_TO; count <= COUNT_TO;