riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Further clean up `passes/sat/freduce.cc`. 

Co-Authored-By: Eddie Hung <eddie@fpgeh.com>
This commit is contained in:
Alberto Gonzalez 2020-03-30 16:25:30 +00:00
parent 9a0cdc3835
commit 9f265dfd3f
No known key found for this signature in database
GPG Key ID: 8395A8BA109708B2
1 changed files with 2 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
passes/sat/freduce.cc
View File

@ -828,9 +828,8 @@ struct FreducePass : public Pass {
extra_args(args, argidx, design);
int bitcount = 0;
for (auto module : design->modules()) {
if (design->selected(module))
bitcount += FreduceWorker(design, module).run();
for (auto module : design->selected_modules()) {
bitcount += FreduceWorker(design, module).run();
}
log("Rewired a total of %d signal bits.\n", bitcount);