mirror of https://github.com/YosysHQ/yosys.git
Speed up "make test" and related cleanups
Signed-off-by: Clifford Wolf <clifford@clifford.at>
This commit is contained in:
parent
41191f1ea4
commit
9e940f1276
2
Makefile
2
Makefile
|
@ -682,6 +682,7 @@ endif
|
||||||
|
|
||||||
test: $(TARGETS) $(EXTRA_TARGETS)
|
test: $(TARGETS) $(EXTRA_TARGETS)
|
||||||
+cd tests/simple && bash run-test.sh $(SEEDOPT)
|
+cd tests/simple && bash run-test.sh $(SEEDOPT)
|
||||||
|
+cd tests/simple_abc9 && bash run-test.sh $(SEEDOPT)
|
||||||
+cd tests/hana && bash run-test.sh $(SEEDOPT)
|
+cd tests/hana && bash run-test.sh $(SEEDOPT)
|
||||||
+cd tests/asicworld && bash run-test.sh $(SEEDOPT)
|
+cd tests/asicworld && bash run-test.sh $(SEEDOPT)
|
||||||
# +cd tests/realmath && bash run-test.sh $(SEEDOPT)
|
# +cd tests/realmath && bash run-test.sh $(SEEDOPT)
|
||||||
|
@ -696,7 +697,6 @@ test: $(TARGETS) $(EXTRA_TARGETS)
|
||||||
+cd tests/opt && bash run-test.sh
|
+cd tests/opt && bash run-test.sh
|
||||||
+cd tests/aiger && bash run-test.sh $(ABCOPT)
|
+cd tests/aiger && bash run-test.sh $(ABCOPT)
|
||||||
+cd tests/arch && bash run-test.sh
|
+cd tests/arch && bash run-test.sh
|
||||||
+cd tests/simple_abc9 && bash run-test.sh $(SEEDOPT)
|
|
||||||
@echo ""
|
@echo ""
|
||||||
@echo " Passed \"make test\"."
|
@echo " Passed \"make test\"."
|
||||||
@echo ""
|
@echo ""
|
||||||
|
|
|
@ -6,7 +6,7 @@
|
||||||
set -e
|
set -e
|
||||||
|
|
||||||
OPTIND=1
|
OPTIND=1
|
||||||
count=100
|
count=50
|
||||||
seed="" # default to no seed specified
|
seed="" # default to no seed specified
|
||||||
while getopts "c:S:" opt
|
while getopts "c:S:" opt
|
||||||
do
|
do
|
||||||
|
|
|
@ -18,5 +18,6 @@ if ! which iverilog > /dev/null ; then
|
||||||
fi
|
fi
|
||||||
|
|
||||||
cp ../simple/*.v .
|
cp ../simple/*.v .
|
||||||
|
cp ../simple/*.sv .
|
||||||
DOLLAR='?'
|
DOLLAR='?'
|
||||||
exec ${MAKE:-make} -f ../tools/autotest.mk $seed *.v EXTRA_FLAGS="-p 'hierarchy; synth -run coarse; opt -full; techmap; abc9 -lut 4 -box ../abc.box; stat; check -assert; select -assert-none t:${DOLLAR}_NOT_ t:${DOLLAR}_AND_ %%'"
|
exec ${MAKE:-make} -f ../tools/autotest.mk $seed *.v EXTRA_FLAGS="-n 300 -p 'hierarchy; synth -run coarse; opt -full; techmap; abc9 -lut 4 -box ../abc.box; stat; check -assert; select -assert-none t:${DOLLAR}_NOT_ t:${DOLLAR}_AND_ %%'"
|
||||||
|
|
|
@ -2,3 +2,4 @@
|
||||||
/*.out
|
/*.out
|
||||||
/write_gzip.v
|
/write_gzip.v
|
||||||
/write_gzip.v.gz
|
/write_gzip.v.gz
|
||||||
|
/run-test.mk
|
||||||
|
|
|
@ -1,12 +1,20 @@
|
||||||
#!/usr/bin/env bash
|
#!/usr/bin/env bash
|
||||||
set -e
|
set -e
|
||||||
|
{
|
||||||
|
echo "all::"
|
||||||
for x in *.ys; do
|
for x in *.ys; do
|
||||||
echo "Running $x.."
|
echo "all:: run-$x"
|
||||||
../../yosys -ql ${x%.ys}.log $x
|
echo "run-$x:"
|
||||||
|
echo " @echo 'Running $x..'"
|
||||||
|
echo " @../../yosys -ql ${x%.ys}.log $x"
|
||||||
done
|
done
|
||||||
for s in *.sh; do
|
for s in *.sh; do
|
||||||
if [ "$s" != "run-test.sh" ]; then
|
if [ "$s" != "run-test.sh" ]; then
|
||||||
echo "Running $s.."
|
echo "all:: run-$s"
|
||||||
bash $s
|
echo "run-$s:"
|
||||||
|
echo " @echo 'Running $s..'"
|
||||||
|
echo " @bash $s"
|
||||||
fi
|
fi
|
||||||
done
|
done
|
||||||
|
} > run-test.mk
|
||||||
|
exec ${MAKE:-make} -f run-test.mk
|
||||||
|
|
|
@ -45,7 +45,7 @@ shregmap -tech xilinx
|
||||||
|
|
||||||
stat
|
stat
|
||||||
# show -width
|
# show -width
|
||||||
write_verilog -noexpr -norename
|
# write_verilog -noexpr -norename
|
||||||
select -assert-count 1 t:$_DFF_P_
|
select -assert-count 1 t:$_DFF_P_
|
||||||
select -assert-count 2 t:$__XILINX_SHREG_
|
select -assert-count 2 t:$__XILINX_SHREG_
|
||||||
|
|
||||||
|
@ -59,8 +59,8 @@ prep
|
||||||
miter -equiv -flatten -make_assert -make_outputs gold gate miter
|
miter -equiv -flatten -make_assert -make_outputs gold gate miter
|
||||||
sat -verify -prove-asserts -show-ports -seq 5 miter
|
sat -verify -prove-asserts -show-ports -seq 5 miter
|
||||||
|
|
||||||
design -load gold
|
# design -load gold
|
||||||
stat
|
# stat
|
||||||
|
|
||||||
design -load gate
|
# design -load gate
|
||||||
stat
|
# stat
|
||||||
|
|
Loading…
Reference in New Issue