riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

hierarchy: Ignore width mismatch from verific 

But only if it's also a blackbox module with parameters (i.e. it *could* be parametrizable width).
This commit is contained in:
Krystine Sherwin 2025-01-21 12:45:12 +13:00
parent 7ffe610b4c
commit 9e9213c011
No known key found for this signature in database
1 changed files with 23 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

32
passes/hierarchy/hierarchy.cc
View File

@ -978,6 +978,11 @@ struct HierarchyPass : public Pass {
} }
} }
bool verific_mod = false;
#ifdef YOSYS_ENABLE_VERIFIC
verific_mod = verific_import_pending;
#endif
if (top_mod == nullptr && !load_top_mod.empty()) { if (top_mod == nullptr && !load_top_mod.empty()) {
#ifdef YOSYS_ENABLE_VERIFIC #ifdef YOSYS_ENABLE_VERIFIC
if (verific_import_pending) { if (verific_import_pending) {
@ -1418,13 +1423,18 @@ struct HierarchyPass : public Pass {
if (m == nullptr) if (m == nullptr)
continue; continue;
if (m->get_blackbox_attribute() && !cell->parameters.empty() && m->get_bool_attribute(ID::dynports)) { bool boxed_params = false;
IdString new_m_name = m->derive(design, cell->parameters, true); if (m->get_blackbox_attribute() && !cell->parameters.empty()) {
if (new_m_name.empty()) if (m->get_bool_attribute(ID::dynports)) {
continue; IdString new_m_name = m->derive(design, cell->parameters, true);
if (new_m_name != m->name) { if (new_m_name.empty())
m = design->module(new_m_name); continue;
blackbox_derivatives.insert(m); if (new_m_name != m->name) {
m = design->module(new_m_name);
blackbox_derivatives.insert(m);
}
} else {
boxed_params = true;
} }
} }
@ -1440,8 +1450,12 @@ struct HierarchyPass : public Pass {
SigSpec sig = conn.second; SigSpec sig = conn.second;
if (!keep_portwidths && GetSize(w) != GetSize(conn.second)) bool resize_widths = !keep_portwidths && GetSize(w) != GetSize(conn.second);
{ if (resize_widths && verific_mod && boxed_params)
log_warning("Ignoring width mismatch on %s.%s.%s from verific, is port width parametrizable?\n",
log_id(module), log_id(cell), log_id(conn.first)
);
else if (resize_widths) {
if (GetSize(w) < GetSize(conn.second)) if (GetSize(w) < GetSize(conn.second))
{ {
int n = GetSize(conn.second) - GetSize(w); int n = GetSize(conn.second) - GetSize(w);