riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Disabled broken $mem support in verilog backend

This commit is contained in:
Clifford Wolf 2015-05-10 21:38:41 +02:00
parent e47218e9ea
commit 9e56739634
1 changed files with 11 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
backends/verilog/verilog_backend.cc
View File

@ -790,7 +790,7 @@ bool dump_cell_expr(std::ostream &f, std::string indent, RTLIL::Cell *cell)
return true;
}
if (cell->type == "$mem")
if (cell->type == "$mem" && false) // FIXME!
{
RTLIL::IdString memid = cell->parameters["\\MEMID"].decode_string();
std::string mem_id = id(cell->parameters["\\MEMID"].decode_string());