riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge d67989f9ad into 29e8812bab

This commit is contained in:
Carlo Alberto Ferraris 2024-11-25 15:54:12 +01:00 committed by GitHub
parent 29e8812bab d67989f9ad
commit 9e48df6b4b
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
1 changed files with 5 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
passes/opt/opt_muxtree.cc
View File

@ -36,7 +36,7 @@ struct OptMuxtreeWorker
RTLIL::Module *module;
SigMap assign_map;
int removed_count;
int glob_abort_cnt = 100000;
int glob_abort_cnt;
struct bitinfo_t {
bool seen_non_mux;
@ -147,6 +147,10 @@ struct OptMuxtreeWorker
return;
}
// Limit the number of iterations based on the number of muxes.
// The multiplier (1000) is arbitrary.
glob_abort_cnt = max(100000, GetSize(mux2info) * 100);
// Populate mux2info[].ports[]:
// .input_muxes
for (int i = 0; i < GetSize(bit2info); i++)