mirror of https://github.com/YosysHQ/yosys.git
write_verilog: fix precondition check.
This commit is contained in:
parent
102fb5424f
commit
9c64d37a4c
|
@ -1984,7 +1984,7 @@ struct VerilogBackend : public Backend {
|
|||
extra_args(f, filename, args, argidx);
|
||||
if (extmem)
|
||||
{
|
||||
if (filename.empty())
|
||||
if (filename == "<stdout>")
|
||||
log_cmd_error("Option -extmem must be used with a filename.\n");
|
||||
extmem_prefix = filename.substr(0, filename.rfind('.'));
|
||||
}
|
||||
|
|
Loading…
Reference in New Issue