riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Add comment to VIPER #13453 work-around 

Signed-off-by: Clifford Wolf <clifford@clifford.at>
This commit is contained in:
Clifford Wolf 2018-05-28 13:36:35 +02:00
parent 001c9f1d45
commit 9a946c207f
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
frontends/verific/verific.cc
View File

@ -1395,6 +1395,7 @@ VerificClocking::VerificClocking(VerificImporter *importer, Net *net, bool sva_a
return; return;
} }
// Use while() instead of if() to work around VIPER #13453
while (inst != nullptr && inst->Type() == PRIM_SVA_POSEDGE) while (inst != nullptr && inst->Type() == PRIM_SVA_POSEDGE)
{ {
net = inst->GetInput(); net = inst->GetInput();