riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

respect hide_internal flag

This commit is contained in:
Miodrag Milanovic 2022-02-02 10:15:22 +01:00
parent 169ffcd2fb
commit 990aee5531
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
passes/sat/sim.cc
View File

@ -161,7 +161,7 @@ struct SimInstance
}
}
if (shared->fst) {
if ((shared->fst) && !(shared->hide_internal && wire->name[0] == '$')) {
fstHandle id = shared->fst->getHandle(scope + "." + RTLIL::unescape_id(wire->name));
if (id==0 && wire->name.isPublic())
log_warning("Unable to found wire %s in input file.\n", (scope + "." + RTLIL::unescape_id(wire->name)).c_str());