riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

produce less cells

This commit is contained in:
Miodrag Milanovic 2024-03-01 16:19:00 +01:00
parent 74289b7339
commit 989eef29b2
2 changed files with 4 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
techlibs/nanoxplore/cells_sim.v
View File

@ -1,3 +1,4 @@
(* abc9_lut=1 *)
module NX_LUT(input I1, I2, I3, I4, output O); module NX_LUT(input I1, I2, I3, I4, output O);
parameter lut_table = 16'h0000; parameter lut_table = 16'h0000;

5
techlibs/nanoxplore/synth_nanoxplore.cc
View File

@ -229,9 +229,10 @@ struct SynthNanoXplorePass : public ScriptPass
if (check_label("map_ffram")) if (check_label("map_ffram"))
{ {
run("opt -fast -mux_undef -undriven -fine"); //run("opt -fast -mux_undef -undriven -fine");
run("memory_map"); run("memory_map");
run("opt -undriven -fine -mux_undef"); run("opt -full");
//run("opt -undriven -fine -mux_undef");
} }
if (check_label("map_gates")) if (check_label("map_gates"))