riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

A fix in memory_dff for write ports with static addresses

This commit is contained in:
Clifford Wolf 2013-12-01 14:08:18 +01:00
parent 73e28f0e39
commit 97efc2ed5f
1 changed files with 10 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

20
passes/memory/memory_dff.cc
View File

@ -31,7 +31,6 @@ static void normalize_sig(RTLIL::Module *module, RTLIL::SigSpec &sig)
static bool find_sig_before_dff(RTLIL::Module *module, RTLIL::SigSpec &sig, RTLIL::SigSpec &clk, bool &clk_polarity, bool after = false) static bool find_sig_before_dff(RTLIL::Module *module, RTLIL::SigSpec &sig, RTLIL::SigSpec &clk, bool &clk_polarity, bool after = false)
{ {
bool replaced_bits = false;
normalize_sig(module, sig); normalize_sig(module, sig);
sig.expand(); sig.expand();
@ -67,7 +66,6 @@ static bool find_sig_before_dff(RTLIL::Module *module, RTLIL::SigSpec &sig, RTLI
chunk = d.chunks[0]; chunk = d.chunks[0];
clk = cell->connections["\\CLK"]; clk = cell->connections["\\CLK"];
clk_polarity = cell->parameters["\\CLK_POLARITY"].as_bool(); clk_polarity = cell->parameters["\\CLK_POLARITY"].as_bool();
replaced_bits = true;
goto replaced_this_bit; goto replaced_this_bit;
} }
@ -76,7 +74,7 @@ static bool find_sig_before_dff(RTLIL::Module *module, RTLIL::SigSpec &sig, RTLI
} }
sig.optimize(); sig.optimize();
return replaced_bits; return true;
} }
static void handle_wr_cell(RTLIL::Module *module, RTLIL::Cell *cell) static void handle_wr_cell(RTLIL::Module *module, RTLIL::Cell *cell)
@ -104,13 +102,15 @@ static void handle_wr_cell(RTLIL::Module *module, RTLIL::Cell *cell)
return; return;
} }
cell->connections["\\CLK"] = clk; if (clk != RTLIL::SigSpec(RTLIL::State::Sx)) {
cell->connections["\\ADDR"] = sig_addr; cell->connections["\\CLK"] = clk;
cell->connections["\\DATA"] = sig_data; cell->connections["\\ADDR"] = sig_addr;
cell->connections["\\EN"] = sig_en; cell->connections["\\DATA"] = sig_data;
cell->parameters["\\CLK_ENABLE"] = RTLIL::Const(1); cell->connections["\\EN"] = sig_en;
cell->parameters["\\CLK_POLARITY"] = RTLIL::Const(clk_polarity); cell->parameters["\\CLK_ENABLE"] = RTLIL::Const(1);
log("merged $dff to cell.\n"); cell->parameters["\\CLK_POLARITY"] = RTLIL::Const(clk_polarity);
log("merged $dff to cell.\n");
}
} }
#if 1 #if 1