riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

memory_memx: Fix log header

This commit is contained in:
Martin Povišer 2024-02-23 12:20:05 +01:00
parent 84116c9a38
commit 975517b022
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
passes/memory/memory_memx.cc
View File

@ -50,7 +50,7 @@ struct MemoryMemxPass : public Pass {
}
void execute(std::vector<std::string> args, RTLIL::Design *design) override {
log_header(design, "Executing MEMORY_MEMX pass (converting $mem cells to logic and flip-flops).\n");
log_header(design, "Executing MEMORY_MEMX pass (emit soft logic for out-of-bounds handling).\n");
extra_args(args, 1, design);
for (auto module : design->selected_modules())