riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Simplify

This commit is contained in:
Eddie Hung 2019-08-15 12:30:46 -07:00
parent 7f10019610
commit 96ee7b9cf7
1 changed files with 2 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
passes/pmgen/ice40_dsp.pmg
View File

@ -92,16 +92,12 @@ match ffFJKG
endmatch
code sigH sigO clock clock_pol
sigO = sigH;
if (ffFJKG) {
sigH = port(ffFJKG, \Q);
for (auto b : sigH)
if (b.wire->get_bool_attribute(\keep))
reject;
sigO = sigH;
SigBit c = port(ffFJKG, \CLK).as_bit();
bool cp = param(ffFJKG, \CLK_POLARITY).as_bool();
@ -111,6 +107,8 @@ code sigH sigO clock clock_pol
clock = c;
clock_pol = cp;
}
sigO = sigH;
endcode
match addA