riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

smtbmc: Do not assume skipped assertions when loading a witness trace 

This is not valid when the prefix of a trace already violates
assertions. This can happen when the trace generating solver doesn't
look for a minimal length counterexample.
This commit is contained in:
Jannis Harder 2022-10-20 13:44:45 +02:00
parent 6781746872
commit 96029400cb
1 changed files with 0 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
backends/smt2/smtbmc.py
View File

@ -453,7 +453,6 @@ assert topmod in smt.modinfo
if cexfile is not None: if cexfile is not None:
if not got_topt: if not got_topt:
assume_skipped = 0
skip_steps = 0 skip_steps = 0
num_steps = 0 num_steps = 0
@ -499,7 +498,6 @@ if aimfile is not None:
latch_map = dict() latch_map = dict()
if not got_topt: if not got_topt:
assume_skipped = 0
skip_steps = 0 skip_steps = 0
num_steps = 0 num_steps = 0
@ -633,7 +631,6 @@ if aimfile is not None:
if inywfile is not None: if inywfile is not None:
if not got_topt: if not got_topt:
assume_skipped = 0
skip_steps = 0 skip_steps = 0
num_steps = 0 num_steps = 0