riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

proc_clean: fix fully def check to consider compare/signal length. 

Fixes #790.
This commit is contained in:
whitequark 2019-01-18 23:22:02 +00:00
parent f3556e9f7a
commit 95b6c35882
1 changed files with 7 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
passes/proc/proc_clean.cc
View File

@ -82,8 +82,14 @@ void proc_clean_switch(RTLIL::SwitchRule *sw, RTLIL::CaseRule *parent, bool &did
{ {
if (max_depth != 0) if (max_depth != 0)
proc_clean_case(cs, did_something, count, max_depth-1); proc_clean_case(cs, did_something, count, max_depth-1);
int size = 0;
for (auto cmp : cs->compare) for (auto cmp : cs->compare)
if (!cmp.is_fully_def()) {
size += cmp.size();
if (cmp.is_fully_def())
all_fully_def = false;
}
if (sw->signal.size() != size)
all_fully_def = false; all_fully_def = false;
} }
if (all_fully_def) if (all_fully_def)