riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

make all vector-size related integer params in $mem sim model signed 

this fixes iverilog crashes such as the following:
warning: verinum::as_long() truncated 32 bits to 31, returns 2147483647
draw_net_input.c:711: Error: malloc() ran out of memory.
This commit is contained in:
Clifford Wolf 2015-04-05 17:26:53 +02:00
parent 706631225e
commit 95944eb69e
1 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
techlibs/common/simlib.v
View File

@ -1556,18 +1556,18 @@ endmodule
module \$mem (RD_CLK, RD_ADDR, RD_DATA, WR_CLK, WR_EN, WR_ADDR, WR_DATA); module \$mem (RD_CLK, RD_ADDR, RD_DATA, WR_CLK, WR_EN, WR_ADDR, WR_DATA);
parameter MEMID = ""; parameter MEMID = "";
parameter SIZE = 4; parameter signed SIZE = 4;
parameter OFFSET = 0; parameter signed OFFSET = 0;
parameter ABITS = 2; parameter signed ABITS = 2;
parameter WIDTH = 8; parameter signed WIDTH = 8;
parameter signed INIT = 1'bx; parameter signed INIT = 1'bx;
parameter RD_PORTS = 1; parameter signed RD_PORTS = 1;
parameter RD_CLK_ENABLE = 1'b1; parameter RD_CLK_ENABLE = 1'b1;
parameter RD_CLK_POLARITY = 1'b1; parameter RD_CLK_POLARITY = 1'b1;
parameter RD_TRANSPARENT = 1'b1; parameter RD_TRANSPARENT = 1'b1;
parameter WR_PORTS = 1; parameter signed WR_PORTS = 1;
parameter WR_CLK_ENABLE = 1'b1; parameter WR_CLK_ENABLE = 1'b1;
parameter WR_CLK_POLARITY = 1'b1; parameter WR_CLK_POLARITY = 1'b1;