riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

OPMODE is port not param

This commit is contained in:
Eddie Hung 2019-09-20 12:37:29 -07:00
parent 3fb839e255
commit 95644b00cb
1 changed files with 6 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
passes/pmgen/xilinx_dsp_cascade.pmg
View File

@ -67,17 +67,16 @@ code
add_siguser(cascade, dsp_pcin); add_siguser(cascade, dsp_pcin);
add_siguser(cascade, dsp); add_siguser(cascade, dsp);
SigSpec opmode = param(dsp_pcin, \OPMODE, Const(0, 7)); SigSpec opmode = port(dsp_pcin, \OPMODE, Const(0, 7));
if (dsp_pcout) if (dsp_pcout)
opmode[6] = State::S0; opmode[6] = State::S0;
else if (dsp_pcout_shift17) else if (dsp_pcout_shift17)
opmode[6] = State::S1; opmode[6] = State::S1;
else log_abort(); else log_abort();
opmode[5] = State::S0; opmode[5] = State::S0;
opmode[4] = State::S1; opmode[4] = State::S1;
dsp_pcin->setPort(ID(OPMODE), opmode); dsp_pcin->setPort(\OPMODE, opmode);
log_debug("PCOUT -> PCIN cascade for %s -> %s\n", log_id(dsp), log_id(dsp_pcin)); log_debug("PCOUT -> PCIN cascade for %s -> %s\n", log_id(dsp), log_id(dsp_pcin));
@ -196,7 +195,7 @@ match dspQA2
select nusers(port(dspQA2, \ACOUT, SigSpec())) == 0 select nusers(port(dspQA2, \ACOUT, SigSpec())) == 0
slice offset GetSize(port(dspQA2, \A)) slice offset GetSize(port(dspQA2, \A))
index <SigBit> port(dspQA2, \A)[offset] === sigA[0] index <SigBit> port(dspQA2, \A)[offset] === sigA[0]
index <SigBit> port(dspQA2, \CLK) === port(dspD, \CLK) index <SigBit> port(dspQA2, \CLK, State::S0) === port(dspD, \CLK, State::S0)
// Check that the rest of sigA is present // Check that the rest of sigA is present
filter GetSize(port(dspQA2, \A)) >= offset + GetSize(sigA) filter GetSize(port(dspQA2, \A)) >= offset + GetSize(sigA)
@ -257,7 +256,7 @@ match dspQA1
select nusers(port(dspQA1, \ACOUT, SigSpec())) == 0 select nusers(port(dspQA1, \ACOUT, SigSpec())) == 0
slice offset GetSize(port(dspQA1, \A)) slice offset GetSize(port(dspQA1, \A))
index <SigBit> port(dspQA1, \A)[offset] === sigA[0] index <SigBit> port(dspQA1, \A)[offset] === sigA[0]
index <SigBit> port(dspQA1, \CLK) === port(dspD, \CLK) index <SigBit> port(dspQA1, \CLK, State::S0) === port(dspD, \CLK, State::S0)
// Check that the rest of sigA is present // Check that the rest of sigA is present
filter GetSize(port(dspQA1, \A)) >= offset + GetSize(sigA) filter GetSize(port(dspQA1, \A)) >= offset + GetSize(sigA)
@ -348,7 +347,7 @@ match dspQB2
select nusers(port(dspQB2, \BCOUT, SigSpec())) == 0 select nusers(port(dspQB2, \BCOUT, SigSpec())) == 0
slice offset GetSize(port(dspQB2, \B)) slice offset GetSize(port(dspQB2, \B))
index <SigBit> port(dspQB2, \B)[offset] === sigB[0] index <SigBit> port(dspQB2, \B)[offset] === sigB[0]
index <SigBit> port(dspQB2, \CLK) === port(dspD, \CLK) index <SigBit> port(dspQB2, \CLK, State::S0) === port(dspD, \CLK, State::S0)
// Check that the rest of sigB is present // Check that the rest of sigB is present
filter GetSize(port(dspQB2, \B)) >= offset + GetSize(sigB) filter GetSize(port(dspQB2, \B)) >= offset + GetSize(sigB)
@ -402,7 +401,7 @@ match dspQB1
select nusers(port(dspQB1, \BCOUT, SigSpec())) == 0 select nusers(port(dspQB1, \BCOUT, SigSpec())) == 0
slice offset GetSize(port(dspQB1, \B)) slice offset GetSize(port(dspQB1, \B))
index <SigBit> port(dspQB1, \B)[offset] === sigB[0] index <SigBit> port(dspQB1, \B)[offset] === sigB[0]
index <SigBit> port(dspQB1, \CLK) === port(dspD, \CLK) index <SigBit> port(dspQB1, \CLK, State::S0) === port(dspD, \CLK, State::S0)
// Check that the rest of sigB is present // Check that the rest of sigB is present
filter GetSize(port(dspQB1, \B)) >= offset + GetSize(sigB) filter GetSize(port(dspQB1, \B)) >= offset + GetSize(sigB)