riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

write_cxxrtl: add support for $slice and $concat cells.

This commit is contained in:
whitequark 2020-04-05 07:46:42 +00:00
parent 01e6850bd3
commit 9534b51277
1 changed files with 16 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

17
backends/cxxrtl/cxxrtl.cc
View File

@ -189,7 +189,8 @@ static bool is_binary_cell(RTLIL::IdString type)
static bool is_elidable_cell(RTLIL::IdString type) static bool is_elidable_cell(RTLIL::IdString type)
{ {
return is_unary_cell(type) || is_binary_cell(type) || type == ID($mux); return is_unary_cell(type) || is_binary_cell(type) || type.in(
ID($mux), ID($concat), ID($slice));
} }
static bool is_ff_cell(RTLIL::IdString type) static bool is_ff_cell(RTLIL::IdString type)
@ -672,6 +673,20 @@ struct CxxrtlWorker {
f << " : "; f << " : ";
dump_sigspec_rhs(cell->getPort(ID(A))); dump_sigspec_rhs(cell->getPort(ID(A)));
f << ")"; f << ")";
// Concats
} else if (cell->type == ID($concat)) {
dump_sigspec_rhs(cell->getPort(ID(B)));
f << ".concat(";
dump_sigspec_rhs(cell->getPort(ID(A)));
f << ").val()";
// Slices
} else if (cell->type == ID($slice)) {
dump_sigspec_rhs(cell->getPort(ID(A)));
f << ".slice<";
f << cell->getParam(ID(OFFSET)).as_int() + cell->getParam(ID(Y_WIDTH)).as_int() - 1;
f << ",";
f << cell->getParam(ID(OFFSET)).as_int();
f << ">().val()";
} else { } else {
log_assert(false); log_assert(false);
} }