riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Move comment

This commit is contained in:
Eddie Hung 2019-06-21 12:43:20 -07:00
parent 70ee10b650
commit 950bb4c242
1 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
backends/aiger/xaiger.cc
View File

@ -86,14 +86,15 @@ struct XAigerWriter
int bit2aig(SigBit bit) int bit2aig(SigBit bit)
{ {
// NB: Cannot use iterator returned from aig_map.insert()
// since this function is called recursively
auto it = aig_map.find(bit); auto it = aig_map.find(bit);
if (it != aig_map.end()) { if (it != aig_map.end()) {
log_assert(it->second >= 0); log_assert(it->second >= 0);
return it->second; return it->second;
} }
// NB: Cannot use iterator returned from aig_map.insert()
// since this function is called recursively
int a = -1; int a = -1;
if (not_map.count(bit)) { if (not_map.count(bit)) {
a = bit2aig(not_map.at(bit)) ^ 1; a = bit2aig(not_map.at(bit)) ^ 1;