riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fix reading aiw from other solvers

This commit is contained in:
Miodrag Milanovic 2022-04-15 11:45:16 +02:00
parent c1646a00ac
commit 9508bb2330
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
passes/sat/sim.cc
View File

@ -1231,13 +1231,13 @@ struct SimWorker : SimShared
{
std::string line;
std::getline(f, line);
if (line.size()==0 || line[0]=='#') continue;
if (line.size()==0 || line[0]=='#' || line[0]=='c' || line[0]=='f' || line[0]=='u') continue;
if (line[0]=='.') break;
if (state==0 && line.size()!=1) {
// old format detected, latch data
state = 2;
}
if (state==1 && line[0]!='b' && line[0]!='c') {
if (state==1 && line[0]!='b' && line[0]!='j') {
// was old format but with 1 bit latch
top->setState(latches, status);
state = 3;