riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge pull request #664 from tklam/ignore-verilog-protect 

Ignore protect endprotect
This commit is contained in:
Clifford Wolf 2018-10-18 10:52:07 +02:00 committed by GitHub
parent 22d9535a24 097da32e1a
commit 93d99559ef
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
frontends/verilog/verilog_lexer.l
View File

@ -135,6 +135,9 @@ YOSYS_NAMESPACE_END
frontend_verilog_yyerror("Unsupported default nettype: %s", p); frontend_verilog_yyerror("Unsupported default nettype: %s", p);
} }
"`protect"[^\n]* /* ignore `protect*/
"`endprotect"[^\n]* /* ignore `endprotect*/
"`"[a-zA-Z_$][a-zA-Z0-9_$]* { "`"[a-zA-Z_$][a-zA-Z0-9_$]* {
frontend_verilog_yyerror("Unimplemented compiler directive or undefined macro %s.", yytext); frontend_verilog_yyerror("Unimplemented compiler directive or undefined macro %s.", yytext);
} }