riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Compute sigP properly

This commit is contained in:
Eddie Hung 2019-09-04 16:59:57 -07:00
parent 229e54568e
commit 93d798272d
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
passes/pmgen/xilinx_dsp.pmg
View File

@ -189,7 +189,7 @@ code ffP sigP clock
clock = c;
sigP = port(ffP, \Q);
sigP.replace(port(ffP, \D), port(ffP, \Q));
}
endcode