mirror of https://github.com/YosysHQ/yosys.git
Fixed vivado related xsthammer bugs
This commit is contained in:
parent
940f838dae
commit
92a5961fd3
|
@ -32,6 +32,11 @@ cat ../../xl_cells.v ../../cy_cells.v > cells.v
|
||||||
echo -n > fail_patterns.txt
|
echo -n > fail_patterns.txt
|
||||||
for p in syn_vivado syn_quartus syn_xst syn_yosys rtl; do
|
for p in syn_vivado syn_quartus syn_xst syn_yosys rtl; do
|
||||||
for q in syn_vivado syn_quartus syn_xst syn_yosys rtl; do
|
for q in syn_vivado syn_quartus syn_xst syn_yosys rtl; do
|
||||||
|
if test -f result.${q}.${p}.txt; then
|
||||||
|
cp result.${q}.${p}.txt result.${p}.${q}.txt
|
||||||
|
continue
|
||||||
|
fi
|
||||||
|
|
||||||
{
|
{
|
||||||
echo "read_verilog -DGLBL $p.v"
|
echo "read_verilog -DGLBL $p.v"
|
||||||
echo "rename $job ${job}_1"
|
echo "rename $job ${job}_1"
|
||||||
|
|
|
@ -12,10 +12,11 @@ set -e
|
||||||
mkdir -p vivado vivado_temp/$job
|
mkdir -p vivado vivado_temp/$job
|
||||||
cd vivado_temp/$job
|
cd vivado_temp/$job
|
||||||
|
|
||||||
|
sed 's/^module/(* use_dsp48="no" *) module/;' < ../../rtl/$job.v > rtl.v
|
||||||
cat > $job.tcl <<- EOT
|
cat > $job.tcl <<- EOT
|
||||||
read_verilog ../../rtl/$job.v
|
read_verilog rtl.v
|
||||||
synth_design -part xc7k70t -top $job
|
synth_design -part xc7k70t -top $job
|
||||||
write_verilog ../../vivado/$job.v
|
write_verilog -force ../../vivado/$job.v
|
||||||
EOT
|
EOT
|
||||||
|
|
||||||
/opt/Xilinx/Vivado/2013.2/bin/vivado -mode batch -source $job.tcl
|
/opt/Xilinx/Vivado/2013.2/bin/vivado -mode batch -source $job.tcl
|
||||||
|
|
|
@ -88,6 +88,12 @@ output O;
|
||||||
assign O = S ? I1 : I0;
|
assign O = S ? I1 : I0;
|
||||||
endmodule
|
endmodule
|
||||||
|
|
||||||
|
module MUXF8(O, I0, I1, S);
|
||||||
|
input I0, I1, S;
|
||||||
|
output O;
|
||||||
|
assign O = S ? I1 : I0;
|
||||||
|
endmodule
|
||||||
|
|
||||||
module VCC(P);
|
module VCC(P);
|
||||||
output P;
|
output P;
|
||||||
assign P = 1;
|
assign P = 1;
|
||||||
|
|
Loading…
Reference in New Issue