riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fix performance bug in RTLIL::SigSpec::operator==(), fixes #970 

Signed-off-by: Clifford Wolf <clifford@clifford.at>
This commit is contained in:
Clifford Wolf 2019-04-30 15:19:04 +02:00
parent 314ff1e4ca
commit 9268cd1613
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
kernel/rtlil.cc
View File

@ -3456,7 +3456,7 @@ bool RTLIL::SigSpec::operator ==(const RTLIL::SigSpec &other) const
pack(); pack();
other.pack(); other.pack();
if (chunks_.size() != chunks_.size()) if (chunks_.size() != other.chunks_.size())
return false; return false;
updhash(); updhash();