riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

read_aiger to ignore line after ands for ascii, not binary

This commit is contained in:
Eddie Hung 2019-02-17 12:07:14 -08:00
parent 430a7548bc
commit 9268a271fb
1 changed files with 1 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
frontends/aiger/aigerparse.cc
View File

@ -235,6 +235,7 @@ void AigerReader::parse_aiger_ascii()
RTLIL::Wire *i2_wire = createWireIfNotExists(module, l3);
module->addAndGate(NEW_ID, i1_wire, i2_wire, o_wire);
}
std::getline(f, line); // Ignore up to start of next line
}
static unsigned parse_next_delta_literal(std::istream &f, unsigned ref)
@ -342,8 +343,6 @@ void AigerReader::parse_aiger_binary()
and_cell->setPort("\\B", i2_wire);
and_cell->setPort("\\Y", o_wire);
}
std::getline(f, line); // Ignore up to start of next line
}
struct AigerFrontend : public Frontend {