riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Move parameters to module declaration

This commit is contained in:
Miodrag Milanovic 2024-04-08 12:44:37 +02:00
parent 3231c1cd93
commit 91e41d8c80
3 changed files with 23 additions and 19 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

20
tests/memlib/memlib_9b1B.v
View File

@ -1,4 +1,14 @@
module RAM_9b1B ( module RAM_9b1B
#(
parameter INIT = 0,
parameter OPTION_INIT = "UNDEFINED",
parameter PORT_R_WIDTH = 9,
parameter PORT_W_WIDTH = 9,
parameter PORT_R_CLK_POL = 0,
parameter PORT_W_CLK_POL = 0,
parameter PORT_W_WR_EN_WIDTH = 1
)
(
input PORT_R_CLK, input PORT_R_CLK,
input [6:0] PORT_R_ADDR, input [6:0] PORT_R_ADDR,
output reg [PORT_R_WIDTH-1:0] PORT_R_RD_DATA, output reg [PORT_R_WIDTH-1:0] PORT_R_RD_DATA,
@ -8,14 +18,6 @@ module RAM_9b1B (
input [PORT_W_WIDTH-1:0] PORT_W_WR_DATA input [PORT_W_WIDTH-1:0] PORT_W_WR_DATA
); );
parameter INIT = 0;
parameter OPTION_INIT = "UNDEFINED";
parameter PORT_R_WIDTH = 9;
parameter PORT_W_WIDTH = 9;
parameter PORT_R_CLK_POL = 0;
parameter PORT_W_CLK_POL = 0;
parameter PORT_W_WR_EN_WIDTH = 1;
reg [8:0] mem [0:15]; reg [8:0] mem [0:15];
integer i; integer i;

16
tests/memlib/memlib_wren.v
View File

@ -1,4 +1,11 @@
module RAM_WREN ( module RAM_WREN #(
parameter ABITS=4,
parameter WIDTH=8,
parameter PORT_A_WR_EN_WIDTH=1,
parameter PORT_A_WR_BE_WIDTH=0,
parameter OPTION_BYTESIZE=WIDTH,
parameter WB=OPTION_BYTESIZE
)(
input PORT_A_CLK, input PORT_A_CLK,
input [ABITS-1:0] PORT_A_ADDR, input [ABITS-1:0] PORT_A_ADDR,
input [WIDTH-1:0] PORT_A_WR_DATA, input [WIDTH-1:0] PORT_A_WR_DATA,
@ -7,13 +14,6 @@ module RAM_WREN (
input [PORT_A_WR_BE_WIDTH-1:0] PORT_A_WR_BE input [PORT_A_WR_BE_WIDTH-1:0] PORT_A_WR_BE
); );
parameter ABITS=4;
parameter WIDTH=8;
parameter PORT_A_WR_EN_WIDTH=1;
parameter PORT_A_WR_BE_WIDTH=0;
parameter OPTION_BYTESIZE=WIDTH;
parameter WB=OPTION_BYTESIZE;
reg [WIDTH-1:0] mem [0:2**ABITS-1]; reg [WIDTH-1:0] mem [0:2**ABITS-1];
integer i; integer i;

6
tests/memories/issue00335.v
View File

@ -2,13 +2,15 @@
// expect-rd-ports 1 // expect-rd-ports 1
// expect-rd-clk \clk // expect-rd-clk \clk
module ram2 (input clk, module ram2 #(
parameter SIZE = 5 // Address size
) (input clk,
input sel, input sel,
input we, input we,
input [SIZE-1:0] adr, input [SIZE-1:0] adr,
input [63:0] dat_i, input [63:0] dat_i,
output reg [63:0] dat_o); output reg [63:0] dat_o);
parameter SIZE = 5; // Address size
reg [63:0] mem [0:(1 << SIZE)-1]; reg [63:0] mem [0:(1 << SIZE)-1];
integer i; integer i;