riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Missing close bracket

This commit is contained in:
Eddie Hung 2019-08-26 21:02:52 -07:00
parent 6b5e65919a
commit 9172d4a674
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
passes/pmgen/xilinx_srl.cc
View File

@ -213,7 +213,7 @@ struct XilinxSrlPass : public Pass {
log("\n");
log(" -variable\n");
log(" infer variable-length shift registers (i.e. fixed-length shifts where\n");
log(" each element also fans-out to a $shiftx cell.\n");
log(" each element also fans-out to a $shiftx cell).\n");
log("\n");
}