riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Add test

This commit is contained in:
Eddie Hung 2019-11-21 16:13:28 -08:00
parent a576747483
commit 911a152b39
1 changed files with 6 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
tests/simple_abc9/abc9.v
View File

@ -268,7 +268,12 @@ assign o = { 1'b1, 1'bx };
assign p = { 1'b1, 1'bx, 1'b0 }; assign p = { 1'b1, 1'bx, 1'b0 };
endmodule endmodule
module abc9_test029(input clk1, clk2, input d, output reg q1, q2); module abc9_test029(input clk1, clk2, d, output reg q1, q2);
always @(posedge clk1) q1 <= d; always @(posedge clk1) q1 <= d;
always @(negedge clk2) q2 <= q1; always @(negedge clk2) q2 <= q1;
endmodule endmodule
module abc9_test030(input clk, d, output reg q1, q2);
always @(posedge clk) q1 <= d;
always @(posedge clk) q2 <= q1;
endmodule