riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

xaiger: do not treat (* init=1'bx *) as 1'b0

This commit is contained in:
Eddie Hung 2020-04-13 16:20:15 -07:00
parent 6b3aa91a2a
commit 90cd49995b
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
backends/aiger/xaiger.cc
View File

@ -652,7 +652,7 @@ struct XAigerWriter
write_s_buffer(0); write_s_buffer(0);
else { else {
log_assert(init == State::Sx); log_assert(init == State::Sx);
write_s_buffer(0); write_s_buffer(2);
} }
// Use arrival time from output of flop box // Use arrival time from output of flop box