riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge pull request #2232 from YosysHQ/mwk/gowin-sim-init 

gowin: Fix INIT values in sim library.
This commit is contained in:
Marcelina Kościelnicka 2020-07-05 12:02:31 +02:00 committed by GitHub
parent f3f55ae7c2 9beed4d771
commit 90b89e5ebc
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 8 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
techlibs/gowin/cells_sim.v
View File

@ -77,7 +77,7 @@ endmodule // DFFE (positive clock edge; clock enable)
module DFFS (output reg Q, input D, CLK, SET); module DFFS (output reg Q, input D, CLK, SET);
parameter [0:0] INIT = 1'b0; parameter [0:0] INIT = 1'b1;
initial Q = INIT; initial Q = INIT;
always @(posedge CLK) begin always @(posedge CLK) begin
if (SET) if (SET)
@ -89,7 +89,7 @@ endmodule // DFFS (positive clock edge; synchronous set)
module DFFSE (output reg Q, input D, CLK, CE, SET); module DFFSE (output reg Q, input D, CLK, CE, SET);
parameter [0:0] INIT = 1'b0; parameter [0:0] INIT = 1'b1;
initial Q = INIT; initial Q = INIT;
always @(posedge CLK) begin always @(posedge CLK) begin
if (SET) if (SET)
@ -125,7 +125,7 @@ endmodule // DFFRE (positive clock edge; synchronous reset takes precedence over
module DFFP (output reg Q, input D, CLK, PRESET); module DFFP (output reg Q, input D, CLK, PRESET);
parameter [0:0] INIT = 1'b0; parameter [0:0] INIT = 1'b1;
initial Q = INIT; initial Q = INIT;
always @(posedge CLK or posedge PRESET) begin always @(posedge CLK or posedge PRESET) begin
if(PRESET) if(PRESET)
@ -137,7 +137,7 @@ endmodule // DFFP (positive clock edge; asynchronous preset)
module DFFPE (output reg Q, input D, CLK, CE, PRESET); module DFFPE (output reg Q, input D, CLK, CE, PRESET);
parameter [0:0] INIT = 1'b0; parameter [0:0] INIT = 1'b1;
initial Q = INIT; initial Q = INIT;
always @(posedge CLK or posedge PRESET) begin always @(posedge CLK or posedge PRESET) begin
if(PRESET) if(PRESET)
@ -190,7 +190,7 @@ endmodule // DFFNE (negative clock edge; clock enable)
module DFFNS (output reg Q, input D, CLK, SET); module DFFNS (output reg Q, input D, CLK, SET);
parameter [0:0] INIT = 1'b0; parameter [0:0] INIT = 1'b1;
initial Q = INIT; initial Q = INIT;
always @(negedge CLK) begin always @(negedge CLK) begin
if (SET) if (SET)
@ -202,7 +202,7 @@ endmodule // DFFNS (negative clock edge; synchronous set)
module DFFNSE (output reg Q, input D, CLK, CE, SET); module DFFNSE (output reg Q, input D, CLK, CE, SET);
parameter [0:0] INIT = 1'b0; parameter [0:0] INIT = 1'b1;
initial Q = INIT; initial Q = INIT;
always @(negedge CLK) begin always @(negedge CLK) begin
if (SET) if (SET)
@ -238,7 +238,7 @@ endmodule // DFFNRE (negative clock edge; synchronous reset takes precedence ove
module DFFNP (output reg Q, input D, CLK, PRESET); module DFFNP (output reg Q, input D, CLK, PRESET);
parameter [0:0] INIT = 1'b0; parameter [0:0] INIT = 1'b1;
initial Q = INIT; initial Q = INIT;
always @(negedge CLK or posedge PRESET) begin always @(negedge CLK or posedge PRESET) begin
if(PRESET) if(PRESET)
@ -250,7 +250,7 @@ endmodule // DFFNP (negative clock edge; asynchronous preset)
module DFFNPE (output reg Q, input D, CLK, CE, PRESET); module DFFNPE (output reg Q, input D, CLK, CE, PRESET);
parameter [0:0] INIT = 1'b0; parameter [0:0] INIT = 1'b1;
initial Q = INIT; initial Q = INIT;
always @(negedge CLK or posedge PRESET) begin always @(negedge CLK or posedge PRESET) begin
if(PRESET) if(PRESET)