riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fix for sync_ram_sdp not being final module 

Explicitly declare -top in synth_intel_alm.
This commit is contained in:
KrystalDelusion 2022-07-11 12:31:38 +12:00
parent 7f033d3c1f
commit 8f6a06951c
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
tests/arch/intel_alm/blockram.ys
View File

@ -1,6 +1,6 @@
read_verilog ../common/blockram.v read_verilog ../common/blockram.v
chparam -set ADDRESS_WIDTH 10 -set DATA_WIDTH 10 sync_ram_sdp chparam -set ADDRESS_WIDTH 10 -set DATA_WIDTH 10 sync_ram_sdp
synth_intel_alm -family cyclonev -noiopad -noclkbuf synth_intel_alm -top sync_ram_sdp -family cyclonev -noiopad -noclkbuf
cd sync_ram_sdp cd sync_ram_sdp
select -assert-count 1 t:MISTRAL_NOT select -assert-count 1 t:MISTRAL_NOT
select -assert-count 1 t:MISTRAL_M10K select -assert-count 1 t:MISTRAL_M10K