riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

parse_xaiger() to cope with multi bit inouts

This commit is contained in:
Eddie Hung 2019-02-26 11:37:34 -08:00
parent 967297cd57
commit 8f02c846f6
1 changed files with 11 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
frontends/aiger/aigerparse.cc
View File

@ -380,11 +380,22 @@ void AigerReader::parse_xaiger()
else if (c == 'o') wire = outputs[l1]; else if (c == 'o') wire = outputs[l1];
else log_abort(); else log_abort();
if (wideports && (wire->port_input || wire->port_output)) {
RTLIL::IdString escaped_symbol;
int index;
std::tie(escaped_symbol,index) = wideports_split(RTLIL::escape_id(s));
if (escaped_symbol.size() > 10 && escaped_symbol.substr(escaped_symbol.size()-10) == "$inout.out") {
deferred_inouts.emplace_back(wire, stringf("%s[%d]", escaped_symbol.substr(0, escaped_symbol.size()-10).c_str(), index));
goto next_line;
}
}
if (s.size() > 10 && s.substr(s.size()-10) == "$inout.out") if (s.size() > 10 && s.substr(s.size()-10) == "$inout.out")
deferred_inouts.emplace_back(wire, RTLIL::escape_id(s.substr(0, s.size()-10))); deferred_inouts.emplace_back(wire, RTLIL::escape_id(s.substr(0, s.size()-10)));
else else
deferred_renames.emplace_back(wire, RTLIL::escape_id(s)); deferred_renames.emplace_back(wire, RTLIL::escape_id(s));
next_line:
std::getline(f, line); // Ignore up to start of next line std::getline(f, line); // Ignore up to start of next line
++line_count; ++line_count;
} }