riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Removed at() method from RTLIL::IdString

This commit is contained in:
Clifford Wolf 2014-08-02 19:08:02 +02:00
parent 04727c7e0f
commit 8e7361f128
3 changed files with 7 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
kernel/rtlil.cc
View File

@ -490,9 +490,9 @@ namespace {
}
for (auto &conn : cell->connections()) {
if (conn.first.size() != 2 || conn.first.at(0) != '\\')
if (conn.first.size() != 2 || conn.first[0] != '\\')
error(__LINE__);
if (strchr(ports, conn.first.at(1)) == NULL)
if (strchr(ports, conn.first[1]) == NULL)
error(__LINE__);
}
}

9
kernel/rtlil.h
View File

@ -185,12 +185,11 @@ namespace RTLIL
bool operator==(const char *rhs) const { return str() == rhs; }
bool operator!=(const char *rhs) const { return str() != rhs; }
char at(size_t i) const {
return c_str()[i];
}
char operator[](size_t i) const {
return c_str()[i];
const char *p = c_str();
for (; i != 0; i--, p++)
log_assert(*p != 0);
return *p;
}
std::string substr(size_t pos = 0, size_t len = std::string::npos) const {

2
passes/sat/expose.cc
View File

@ -50,7 +50,7 @@ static bool consider_cell(RTLIL::Design *design, std::set<RTLIL::IdString> &dff_
{
if (cell->name[0] == '$' || dff_cells.count(cell->name))
return false;
if (cell->type.at(0) == '\\' && !design->modules_.count(cell->type))
if (cell->type[0] == '\\' && !design->modules_.count(cell->type))
return false;
return true;
}