riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Really permute Xilinx LUT mappings as default LUT6.I5:A6

This commit is contained in:
Eddie Hung 2019-06-18 11:48:48 -07:00
parent 8f5e6d73ff
commit 8e0a47fb92
1 changed files with 16 additions and 16 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

32
techlibs/xilinx/lut_map.v
View File

@ -85,30 +85,30 @@ module \$lut (A, Y);
if (WIDTH == 7) begin if (WIDTH == 7) begin
wire T0, T1; wire T0, T1;
LUT6 #(.INIT(P_LUT[63:0])) fpga_lut_0 (.O(T0), LUT6 #(.INIT(P_LUT[63:0])) fpga_lut_0 (.O(T0),
.I0(A[5]), .I1(A[4]), .I2(A[3]), .I0(A[6]), .I1(A[5]), .I2(A[4]),
.I3(A[2]), .I4(A[1]), .I5(A[0])); .I3(A[3]), .I4(A[2]), .I5(A[1]));
LUT6 #(.INIT(P_LUT[127:64])) fpga_lut_1 (.O(T1), LUT6 #(.INIT(P_LUT[127:64])) fpga_lut_1 (.O(T1),
.I0(A[5]), .I1(A[4]), .I2(A[3]), .I0(A[6]), .I1(A[5]), .I2(A[4]),
.I3(A[2]), .I4(A[1]), .I5(A[0])); .I3(A[3]), .I4(A[2]), .I5(A[1]));
MUXF7 fpga_mux_0 (.O(Y), .I0(T0), .I1(T1), .S(A[6])); MUXF7 fpga_mux_0 (.O(Y), .I0(T0), .I1(T1), .S(A[0]));
end else end else
if (WIDTH == 8) begin if (WIDTH == 8) begin
wire T0, T1, T2, T3, T4, T5; wire T0, T1, T2, T3, T4, T5;
LUT6 #(.INIT(P_LUT[63:0])) fpga_lut_0 (.O(T0), LUT6 #(.INIT(P_LUT[63:0])) fpga_lut_0 (.O(T0),
.I0(A[5]), .I1(A[4]), .I2(A[3]), .I0(A[7]), .I1(A[6]), .I2(A[5]),
.I3(A[2]), .I4(A[1]), .I5(A[0])); .I3(A[4]), .I4(A[3]), .I5(A[2]));
LUT6 #(.INIT(P_LUT[127:64])) fpga_lut_1 (.O(T1), LUT6 #(.INIT(P_LUT[127:64])) fpga_lut_1 (.O(T1),
.I0(A[5]), .I1(A[4]), .I2(A[3]), .I0(A[7]), .I1(A[6]), .I2(A[5]),
.I3(A[2]), .I4(A[1]), .I5(A[0])); .I3(A[4]), .I4(A[3]), .I5(A[2]));
LUT6 #(.INIT(P_LUT[191:128])) fpga_lut_2 (.O(T2), LUT6 #(.INIT(P_LUT[191:128])) fpga_lut_2 (.O(T2),
.I0(A[5]), .I1(A[4]), .I2(A[3]), .I0(A[7]), .I1(A[6]), .I2(A[5]),
.I3(A[2]), .I4(A[1]), .I5(A[0])); .I3(A[4]), .I4(A[3]), .I5(A[2]));
LUT6 #(.INIT(P_LUT[255:192])) fpga_lut_3 (.O(T3), LUT6 #(.INIT(P_LUT[255:192])) fpga_lut_3 (.O(T3),
.I0(A[5]), .I1(A[4]), .I2(A[3]), .I0(A[7]), .I1(A[6]), .I2(A[5]),
.I3(A[2]), .I4(A[1]), .I5(A[0])); .I3(A[4]), .I4(A[3]), .I5(A[2]));
MUXF7 fpga_mux_0 (.O(T4), .I0(T0), .I1(T1), .S(A[6])); MUXF7 fpga_mux_0 (.O(T4), .I0(T0), .I1(T1), .S(A[1]));
MUXF7 fpga_mux_1 (.O(T5), .I0(T2), .I1(T3), .S(A[6])); MUXF7 fpga_mux_1 (.O(T5), .I0(T2), .I1(T3), .S(A[1]));
MUXF8 fpga_mux_2 (.O(Y), .I0(T4), .I1(T5), .S(A[7])); MUXF8 fpga_mux_2 (.O(Y), .I0(T4), .I1(T5), .S(A[0]));
end else begin end else begin
wire _TECHMAP_FAIL_ = 1; wire _TECHMAP_FAIL_ = 1;
end end