riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Bugfix in opt_const $eq -> buffer code

This commit is contained in:
Clifford Wolf 2015-01-31 23:25:32 +01:00
parent 67218443be
commit 8dfa105255
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
passes/opt/opt_const.cc
View File

@ -524,11 +524,11 @@ void replace_const_cells(RTLIL::Design *design, RTLIL::Module *module, bool cons
RTLIL::SigSpec a = assign_map(cell->getPort("\\A")); RTLIL::SigSpec a = assign_map(cell->getPort("\\A"));
RTLIL::SigSpec b = assign_map(cell->getPort("\\B")); RTLIL::SigSpec b = assign_map(cell->getPort("\\B"));
if (a.is_fully_const()) { if (a.is_fully_const() && !b.is_fully_const()) {
cover_list("opt.opt_const.eqneq.swapconst", "$eq", "$ne", cell->type.str()); cover_list("opt.opt_const.eqneq.swapconst", "$eq", "$ne", cell->type.str());
RTLIL::SigSpec tmp = cell->getPort("\\A"); cell->setPort("\\A", b);
cell->setPort("\\A", cell->getPort("\\B")); cell->setPort("\\B", a);
cell->setPort("\\B", tmp); std::swap(a, b);
} }
if (b.is_fully_const()) { if (b.is_fully_const()) {