riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Bugfix in dff2dffe

This commit is contained in:
Clifford Wolf 2015-01-16 17:51:17 +01:00
parent 3ed4e34380
commit 8ce8a230f4
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
passes/techmap/dff2dffe.cc
View File

@ -173,7 +173,7 @@ struct Dff2dffeWorker
return or_input; return or_input;
RTLIL::SigSpec y = module->addWire(NEW_ID); RTLIL::SigSpec y = module->addWire(NEW_ID);
RTLIL::Cell *c = module->addReduceOr(NEW_ID, or_input, y); RTLIL::Cell *c = module->addReduceAnd(NEW_ID, or_input, y);
if (make_gates) { if (make_gates) {
simplemap(module, c); simplemap(module, c);