riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Only prefer connected signals iff they have public names

This commit is contained in:
Clifford Wolf 2013-10-17 22:10:55 +02:00
parent 30b0de006f
commit 8cc53ef72c
1 changed files with 6 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
passes/opt/opt_clean.cc
View File

@ -112,11 +112,12 @@ static bool compare_signals(RTLIL::SigSpec &s1, RTLIL::SigSpec &s2, SigPool &reg
if (w1->port_input != w2->port_input)
return w2->port_input;
if (regs.check_any(s1) != regs.check_any(s2))
return regs.check_any(s2);
if (conns.check_any(s1) != conns.check_any(s2))
return conns.check_any(s2);
if (w1->name[0] == '\\' && w2->name[0] == '\\') {
if (regs.check_any(s1) != regs.check_any(s2))
return regs.check_any(s2);
if (conns.check_any(s1) != conns.check_any(s2))
return conns.check_any(s2);
}
if (w1->port_output != w2->port_output)
return w2->port_output;