riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

map memory location to wire value, if memory is converted to FFs

This commit is contained in:
Miodrag Milanovic 2022-05-04 13:08:16 +02:00
parent 8e02b3ca30
commit 8b3657454b
1 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
kernel/fstdata.cc
View File

@ -144,6 +144,8 @@ void FstData::extractVarNames()
log_error("Error parsing memory address in : %s\n", clean_name.c_str());
}
memory_to_handle[var.scope+"."+mem_cell][mem_addr] = var.id;
name_to_handle[stringf("%s.%s[%d]",var.scope.c_str(),mem_cell.c_str(),mem_addr)] = h->u.var.handle;
continue;
}
pos = clean_name.find_last_of("[");
if (pos != std::string::npos) {
@ -156,6 +158,8 @@ void FstData::extractVarNames()
log_error("Error parsing memory address in : %s\n", clean_name.c_str());
}
memory_to_handle[var.scope+"."+mem_cell][mem_addr] = var.id;
name_to_handle[stringf("%s.%s[%d]",var.scope.c_str(),mem_cell.c_str(),mem_addr)] = h->u.var.handle;
continue;
}
name_to_handle[var.scope+"."+clean_name] = h->u.var.handle;
break;