riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Add quick test

This commit is contained in:
Eddie Hung 2019-09-30 15:34:04 -07:00
parent f2f19df2d4
commit 8b239ee707
1 changed files with 10 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
tests/techmap/aigmap.ys Normal file
View File

@ -0,0 +1,10 @@
read_verilog <<EOT
module top(input i, j, s, output o, p);
assign o = s ? j : i;
assign p = ~i;
endmodule
EOT
select t:$mux
aigmap -select
select -assert-any %