mirror of https://github.com/YosysHQ/yosys.git
Remove dff init altogether
The hardware does not actually support it. In reality it is always initialised to its reset value.
This commit is contained in:
parent
dd8c7e1ddd
commit
8ab412eb16
|
@ -1,9 +1,10 @@
|
||||||
//TODO all DFF* have INIT
|
//All DFF* have INIT, but the hardware is always initialised to the reset
|
||||||
|
//value regardless. The parameter is ignored.
|
||||||
|
|
||||||
// DFFN D Flip-Flop with Negative-Edge Clock
|
// DFFN D Flip-Flop with Negative-Edge Clock
|
||||||
module \$_DFF_N_ (input D, C, output Q); DFFN _TECHMAP_REPLACE_ (.D(D), .Q(Q), .CLK(C)); endmodule
|
module \$_DFF_N_ (input D, C, output Q); DFFN _TECHMAP_REPLACE_ (.D(D), .Q(Q), .CLK(C)); endmodule
|
||||||
// DFF D Flip-Flop
|
// DFF D Flip-Flop
|
||||||
module \$_DFF_P_ #(parameter INIT = 1'b0) (input D, C, output Q); DFF #(.INIT(INIT)) _TECHMAP_REPLACE_ (.D(D), .Q(Q), .CLK(C)); endmodule
|
module \$_DFF_P_ (input D, C, output Q); DFF _TECHMAP_REPLACE_ (.D(D), .Q(Q), .CLK(C)); endmodule
|
||||||
|
|
||||||
// DFFE D Flip-Flop with Clock Enable
|
// DFFE D Flip-Flop with Clock Enable
|
||||||
module \$_DFFE_PP_ (input D, C, E, output Q); DFFE _TECHMAP_REPLACE_ (.D(D), .Q(Q), .CLK(C), .CE(E)); endmodule
|
module \$_DFFE_PP_ (input D, C, E, output Q); DFFE _TECHMAP_REPLACE_ (.D(D), .Q(Q), .CLK(C), .CE(E)); endmodule
|
||||||
|
|
|
@ -238,7 +238,6 @@ struct SynthGowinPass : public ScriptPass
|
||||||
run("hilomap -singleton -hicell VCC V -locell GND G");
|
run("hilomap -singleton -hicell VCC V -locell GND G");
|
||||||
run("iopadmap -bits -inpad IBUF O:I -outpad OBUF I:O "
|
run("iopadmap -bits -inpad IBUF O:I -outpad OBUF I:O "
|
||||||
"-toutpad TBUF OEN:I:O -tinoutpad IOBUF OEN:O:I:IO", "(unless -noiopads)");
|
"-toutpad TBUF OEN:I:O -tinoutpad IOBUF OEN:O:I:IO", "(unless -noiopads)");
|
||||||
run("dffinit -ff DFF Q INIT");
|
|
||||||
run("clean");
|
run("clean");
|
||||||
|
|
||||||
}
|
}
|
||||||
|
|
Loading…
Reference in New Issue