riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

remove unused parameters

This commit is contained in:
N. Engelhardt 2020-03-06 16:45:36 +01:00
parent 48a9b4f616
commit 8a39a580e1
1 changed files with 0 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
techlibs/ecp5/brams_map.v
View File

@ -122,7 +122,6 @@ module \$__ECP5_PDPW16KD (CLK2, CLK3, A1ADDR, A1DATA, A1EN, B1ADDR, B1DATA, B1EN
parameter CLKPOL2 = 1; parameter CLKPOL2 = 1;
parameter CLKPOL3 = 1; parameter CLKPOL3 = 1;
parameter [18431:0] INIT = 18432'bx; parameter [18431:0] INIT = 18432'bx;
parameter TRANSP2 = 0;
input CLK2; input CLK2;
input CLK3; input CLK3;
@ -138,8 +137,6 @@ module \$__ECP5_PDPW16KD (CLK2, CLK3, A1ADDR, A1DATA, A1EN, B1ADDR, B1DATA, B1EN
localparam CLKWMUX = CLKPOL2 ? "CLKA" : "INV"; localparam CLKWMUX = CLKPOL2 ? "CLKA" : "INV";
localparam CLKRMUX = CLKPOL3 ? "CLKB" : "INV"; localparam CLKRMUX = CLKPOL3 ? "CLKB" : "INV";
localparam WRITEMODE_A = TRANSP2 ? "WRITETHROUGH" : "READBEFOREWRITE";
PDPW16KD #( PDPW16KD #(
`include "bram_init_9_18_36.vh" `include "bram_init_9_18_36.vh"
.DATA_WIDTH_W(36), .DATA_WIDTH_W(36),