riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

tests: tidy up testcase

This commit is contained in:
Eddie Hung 2020-06-03 08:41:55 -07:00
parent 00c5ceb1f2
commit 8a11019d38
1 changed files with 0 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
tests/arch/ecp5/latches_abc9.ys
View File

@ -7,9 +7,6 @@ always @*
assign q = ~l; assign q = ~l;
endmodule endmodule
EOT EOT
proc
design -save gold
# Can't run any sort of equivalence check because latches are blown to LUTs # Can't run any sort of equivalence check because latches are blown to LUTs
synth_ecp5 -abc9 synth_ecp5 -abc9
select -assert-count 2 t:LUT4 select -assert-count 2 t:LUT4