riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Automatically run "proc" on extract map files

This commit is contained in:
Clifford Wolf 2013-07-24 20:19:08 +02:00
parent ad9bbcbf40
commit 88d0829d65
1 changed files with 5 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
passes/extract/extract.cc
View File

@ -521,6 +521,11 @@ struct ExtractPass : public Pass {
map = new RTLIL::Design;
Frontend::frontend_call(map, f, filename, (filename.size() > 3 && filename.substr(filename.size()-3) == ".il") ? "ilang" : "verilog");
fclose(f);
if (filename.size() <= 3 || filename.substr(filename.size()-3) != ".il") {
Pass::call(map, "proc");
Pass::call(map, "opt_clean");
}
}
std::map<std::string, RTLIL::Module*> needle_map, haystack_map;